Introduction
Metal gate/high-k (MG/HK) technology would be required in sub-45 nm node CMOS devices [1] [2] [3] [4] [5] [6] , however it still suffers from high charge trapping and BTI degradation [7] , low channel mobility [8] , high V th of the FETs due to Fermi level pinning (FLP) effect between MG and HK [9, 10] , as well as thermal reaction between HK and p-type metal [11, 12] . Recently, it is reported that the incorporation of La into HfO 2 -based gate dielectrics in MOS devices leads to superior device characteristics, in terms of BTI degradation, mobility and V th [13] [14] [15] [16] [17] [18] . However, most of the reports were for nMOSFETs demonstration only. Although Pt and Ir 3 Si have been shown to possess a very high effective work function (EWF) on HfLaO (or HfLaON), a CMOS compatible integration scheme is still lacking for these gate materials. In this work, by using HfLaO dielectric, we demonstrate for the first time that the MG's EWF can be modulated continuously from 3.9 eV to 5.2 eV by controlling the thicknesses of p-type metal Ru and n-type metal TaN in a bilayer gate electrode. We also propose a highly manufacturable CMOS process scheme, in which these gate stack materials are integrated without degrading the underlying dielectric layer and/or channel region.
Experimental
N-and p-Si (001) substrates with background doping of 6x10 15 cm -3 were used in the fabrication of MOSCAPs and MOSFETs in this work. The EWF tunability for the TaN/Ru stack was evaluated with MOSCAPs. The bottom metal layer Ru with varying thicknesses (from 2 nm to 50 nm) was deposited on HfLaO (Hf:La=1:1) by DC sputtering in a physical vapor deposition (PVD) tool, where HfLaO deposition technology can be found elsewhere [13] . Subsequently, the top metal layer TaN (150 nm) was deposited in-situ by reactive sputtering. MOSCAPs with a single metal layer, pure Ru (50 or 100 nm) or TaN (150 nm), were also fabricated for comparison. Following gate patterning, all devices were subjected to rapid thermal annealing (RTA) at different temperatures up to 1000°C for thermal stability evaluation. For MOSFETs, source/drain were implanted with BF 2 (50 keV, 1x10 15 cm -2 ), followed by RTA activation at 1000 o C for 5 s. All samples received a backside Al metallization and forming gas annealing at 420 o C for 30 min.
Results and Discussion
(a) Electrical and Physical Characteristics: Figure 1 shows the plot of V fb versus EOT for pure Ru metal on HfLaO after 1000 o C annealing. The low dependence of V fb with varying EOT implies that there is a very low fixed charge density near the interface between HfLaO and the Si channel. However, the contribution of charges in HfLaO near the gate cannot be ruled out when explaining the observed difference in V fb . Still, it is unlikely that any modification of fixed charges by Ru would be significantly different from the modification by TaN (see the inset of Fig. 1) Fig. 3(a) , demonstrating around ~1.3 V V th variation with the change of Ru thickness, consistent with the data from MOSCAPs. In addition, the comparable output curves for pure TaN, pure Ru and TaN/Ru stack are shown in Fig. 3(b) . Figure 4 shows the energy dispersive X-ray spectroscopy (EDX) results of as deposited and 1000 o C annealed TaN/Ru bi-layer stack. Ta was partially intermixed with Ru after 1000ºC annealing, which was probably the root cause for the EWF change.
(b) Integration Scheme for CMOS Technology:
Based on the above results, a proposed integration process flow for CMOS with dual MG is shown in Fig. 5 , whereby a single HK layer (HfLaO) was used without being exposed during the process. In addition, the selectivity of etching rate between Ru and TaN in both dry etch (as shown in Fig. 6 ) and wet etch ambient (hot SC-1 solution, data as shown in Table 1 ) was investigated, which indicates a simple method to integrate such dual MGs. AFM picture of as-deposited Ru is compared with those of Ru layers with the top TaN layer removed by wet etch and dry etch methods. The results shown in Fig. 7 indicate there is negligible physical damage to the original thin Ru layer during the TaN etching process. In addition, the XPS analysis, shown in Fig. 8 , indicates minimal TaN residue after etching process and no significant influence on chemical bond change for the original Ru layer. Electrical characteristics for MOS devices among the simple deposition and re-deposition Ru layer after wet etch and dry etch TaN layer first were compared in Figs. 9(a), (b) and (c) . It was confirmed that there was no obvious damage to the underlying HK layer during the process for removing the TaN layer. All of these results show that TaN/Ru (for nMOSFETs) and Ru (for pMOSFETs) on HfLaO gate stacks are promising candidates for future CMOS integration technology.
Conclusions
In this work, we first demonstrate that by employing TaN/Ru on HfLaO gate stacks with different Ru thicknesses, the metal EWF can be tuned continuously with a wide range from n-type band-edge (3.9 eV) to p-type band-edge (5.2 eV). In addition, we also propose and demonstrate a very highly manufacturable CMOS integration process for these gate stacks. Optical Emission Spectra (OES) intensities detected during etching of Ru gate stack in O 2 plasma, line spectra of the Ru elements also shown on the right axis. The endpoint of TaN, etched in Cl 2 plasma is obtained using 520 nm wavelength. When Ru is exposed to Cl 2 plasma, Ru film is not etched due to formation of nonvolatile RuCl x . Moreover, when HfLaO film is exposed to O 2 plasma, the high-k film is not etched. 
